VLSI Design Synthesis and Optimization

Course Type: 
CEG
Code: 
7030
Credit Hours: 
3
Schedule Type: 
Lecture
Corequisites: 

CEG7030L

View CEG 7030 on university catalog site